

What is claimed is:

- 1 1. In a semiconductor device wherein conductive interconnection members are
2 inlaid into and separated at a surface by a dielectric member, the spacing of said
3 conductive interconnection members at said surface being in the sub 250 nanometer
4 range, and said conductive interconnection members exhibiting high electric field
5 concentrations at said surface,
6 an improvement comprising:
7 a mask member extending over all of said dielectric member from a first
8 conductive interconnection member to a second conductive interconnection
9 member,
10 said mask member being positioned in contact with said dielectric member
11 and intersecting said conductive interconnection members at a location
12 that is separated from said surface.
- 1 2. The improvement of claim 1 wherein the material of said conductive
2 interconnection members is at least one member of the group comprising copper,
3 aluminum, silver, gold and alloys thereof.
- 1 3. The improvement of claim 2 wherein the material of said mask member is a
2 at least one material taken from the group of amorphous silicon, carbon, hydrogen
3 (Si-C-H), silicon, carbon, oxygen, hydrogen alloys (organosiloxane or Si-C-O-H);
4 silicon, nitrogen, carbon alloys (Si-N-C); silicon nitride (Si_3N_4); silicon dioxide (SiO_2);
5 and, silicon oxynitride (SiON).

1 4. The improvement of claim 1 wherein said mask member has a thickness related
2 to the capacitance of said conductive interconnect members.

1 5. The improvement of claim 1 wherein said location of said mask member
2 intersecting with said conductive interconnect members is separated from said
3 surface a distance in the range of 1 to 20 nanometers.

1 6. The improvement of claim 5 wherein said location of said mask member
2 intersecting said conductive interconnect members is separated from said surface
3 a distance of 5 nanometers.

1 7. The improvement of claim 6 wherein said conductive interconnect members in
2 said dielectric member are surrounded by an electrically conductive diffusion
3 barrier liner.

1 8. The improvement of claim 7 wherein said liner is of a material taken from the
2 group of at least one of Ta, Ti, TaN, TiN, W and WN.

1 9. A semiconductor device wherein conductive interconnection
2 members are inlaid into and separated at a surface of a bulk dielectric member, the
3 spacing of said conductive interconnection members at said surface being in the sub
4 250 nanometer range, and said conductive interconnection members exhibiting high
5 electric field concentrations at said surface,
6 an improvement comprising:

7 a mask member of at least one material taken from the group of amorphous silicon,
8 carbon, hydrogen (α - Si:C:H); silicon, carbon, oxygen, hydrogen alloys
9 (organosiloxane or Si:C:O:H); silicon, nitrogen, carbon alloys (Si:N:C); silicon
10 nitride(Si_3N_4); silicon dioxide(SiO_2); and , silicon oxynitride (SiON); extending
11 over all of said dielectric member from a first conductive interconnection
12 member to a second conductive interconnection member,
13 said conductive interconnect members being of at least one material taken from
14 the group of copper, aluminum, silver, gold and alloys thereof.
15 said mask member being positioned in contact with said dielectric member
16 and intersecting said conductive interconnection members at a location
17 that is separated from said surface.

1 10. The device of claim 9 wherein conductive interconnect members in
2 said bulk polymer member are surrounded by an electrically conductive
3 diffusion barrier liner.

1 11. The device of claim 9 wherein said liner is of a material taken from the
2 group of at least one of Ta, Ti, TaN, TiN, W and WN.

1 12. A semiconductor device wherein conductive interconnection members are
2 inlaid into and separated at a surface of a bulk dielectric member, the spacing of said
3 conductive interconnection members at said surface being in the sub 250 nanometer
4 range, and said conductive interconnection members exhibiting high electric field
5 concentrations at said surface,

6 an improvement comprising:

7 said conductive interconnect members being of at least one material taken from
8 the group of copper, aluminum, silver, gold and alloys thereof,
9 said conductive interconnect members extending above the surface of said
10 intralevel dielectric a distance in the range of from 1 - 20 nanometers.

1 13. The device of claim 12 wherein said distance said conductive interconnect
2 members extend above said surface of said intralevel dielectric is from 2 - 5
3 nanometers.

1 14 The process of preventing high electric field concentration in a
2 surface of a dielectric body at a faceted shaped intersection with sub 250
3 nanometer range size and spacing conductive interconnect members in said body,
4 comprising the step of:

5 positioning a mask member of a material that is hardened relative to the hardness
6 of said dielectric body surrounding at least one said conductive member and
7 over at least a portion of said dielectric member at a location below said
8 surface a distance defined by the beginning of said faceted portion.

1 15. The process of claim 14 wherein the material of said mask member is a
2 material taken from the group of amorphous silicon, carbon, hydrogen (c- Si:C:H);
3 silicon, carbon, oxygen, hydrogen alloys (organosiloxane or Si:C:O:H); silicon, nitrogen,
4 carbon alloys (Si:N:C); silicon nitride (Si₃N₄); silicon dioxide (SiO₂); and, silicon
5 oxynitride (SiON).

1 16. In a process of fabricating sub 250 nanometer size and spacing semiconductor
2 device interconnections wherein conductive interconnect members pass through a
3 portion of a bulk dielectric to a common surface,
4 an improvement comprising the intermediate steps of:
5 depositing a diffusion barrier liner in the formation of said conductive interconnect
6 members where said conductive interconnect members pass through said bulk
7 dielectric, and then, employing said diffusion barrier liner as the conductor for
8 plating in subsequent deposition of metal filling said conductive interconnect
9 members.

1 17. The process improvement of claim 16 wherein the material of said diffusion
2 barrier liner is a material taken from the group of at least one of Ta, Ti, TaN, TiN, W
3 and WN, and said subsequently deposited metal is copper..

1 18. The process of fabricating sub 250 nanometer size and spacing semiconductor
2 device interconnections wherein conductive interconnect members pass through a
3 portion of a bulk dielectric body and through a mask layer atop said dielectric to a
4 common surface,
5 the improvement comprising the intermediate steps of:
6 etching trench and via shape openings out of said dielectric body through said mask
7 layer in a region below said surface,
8 lining said openings with thin electrically conductive diffusion barrier layer,

9 coating said liner layer with a thin metal layer,
10 electroplating a thick metal into and filling said openings including overcoating said
11 surface,
12 planarizing said overcoated surface through chemical - mechanical operations, and,
13 removing said mask layer in all portions between said openings to a depth that
14 establishes a selected dimension of the upper surface of said mask below said
15 surface.

1 19. The process of claim 18 wherein said mask layer is of at least one material
2 taken from the group of amorphous silicon, carbon, hydrogen (-Si-C-H);
3 silicon, carbon, oxygen, hydrogen alloys (organosiloxane or Si-C-O-H);
4 silicon, nitrogen, carbon alloys (Si-N-C); silicon nitride (Si_3N_4); silicon dioxide (SiO_2);
5 and, silicon oxynitride (SiON).

1 20. The process of claim 19 wherein said thin electrically conducting diffusion
2 barrier layer is of at least one material taken from the group of Ta, Ti, TaN, TiN, W
3 and WN,

1 21. The process of claim 20 wherein said thick metal being electroplated into
2 and filling said openings is of at least one metal taken from the group of copper,
3 aluminum, silver, gold and alloys thereof.